OpenHPC and SSF

Dr. Robert W. Wisniewski, Chief Software Architect Extreme Scale Computing, Intel SOS 20 March 24, 2016

C₀ mpute

Fabric

Intel Silic₀ n Ph₀ t₀ nics Mem_o ry/St_o rage

Software

Legal Disclaimer

Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance.

Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel, Intel Xeon, Intel Core microarchitecture, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit http://www.intel.com/performance.

Cost reduction scenarios described are intended as examples of how a given Intel-based product, in the specified circumstances and configurations, may affect future costs and provide cost savings. Circumstances will vary. Intel does not guarantee any costs or cost reduction.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate.


Intel, the Intel logo, Xeon, Xeon Phi, Core, and others are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

*Other names and brands may be claimed as the property of others Copyright © 2016, Intel Corporation. All rights reserved.



INTEL'S SCALABLE SYSTEM FRAMEWORK

A design foundation enabling a wide range of highly workload-optimized solutions




Small Clusters Through Supercomputers Compute and Data-Centric Computing Standards-Based Programmability On-Premise and Cloud-Based


Intel[®] Xeon[®] Processors Intel[®] Xeon Phi[™] Coprocessors Intel[®] Xeon Phi[™] Processors Intel® True Scale Fabric Intel® Omni-Path Architecture Intel® Ethernet


Intel[®] SSDs

Intel® Lustre-based Solutions Intel® Silicon Photonics Technology Intel® Software Tools HPC Scalable Software Stack Intel® Cluster Ready Program

A SYSTEMS APPROACH FOR HNOSATION







Number of switch chips required, switch density, and fabric scalability are based on a full bisectional bandwidth (FBB) Fat-Tree configuration, using a 48-port switch for Intel® Omni-Path Architecture and 36-port switch ASIC for either Mellanox or Intel® True Scale Fabric. *Other names and brands may be claimed as the property of others. 2.3X fabric scalability based on a 27,648-no de cluster configured with the Intel® Omni-Path Architecture using 48-port switch ASICs, as compared with a 36-port switch chip that can support up to 11,664 no des.

(intel) 6

PROCESSOR WITH THE INTEL® OMNI-PATH ARCHITECTURE INTEGRATION IS REQUIRED FOR EXASCALE

KEY VALUE VECTORS

Performance

- >30% reduction in delivered MPI message latency
- >2x messaging rate
- Bandwidth n₀ l₀ nger package and PCIe limited

✓ Density

 >2x n₀ des/rack in Aur₀ ra fr₀ m Integrati₀ n

✓ Cost

• 4-6x savings for single/dual rail HFI

Power

• >4x reduction for Aurora

Reliability

 Large FIT rate improvement by completely eliminating parts



Additi₀ nal integrati₀ n, impr₀ vements and features

Next Intel[®] Xeon Phi[™] processor Tight Integrati₀ n

lext Intel[®] Xeon[®] processor

10ki-chip package integration while preserving PCIe lanes

nt**el[®] Xeon Phi™ processor (Knights Landing)** ulti-chip package integrati₀ n

Next Intel[®] Xeon[®] processor Discrete PCIe HFI

Intel[®] Xeon[®] processor E5-2600

v3


Discrete PCIe HFI

Time

(intel)

INTEL'S SCALABLE SYSTEM FRAMEWORK

A design foundation enabling a wide range of highly workload-optimized solutions



Small Clusters Through Supercomputers Compute and Data-Centric Computing Standards-Based Programmability On-Premise and Cloud-Based

Intel[®] Xeon[®] Processors Intel[®] Xeon Phi[™] Coprocessors Intel[®] Xeon Phi[™] Processors Intel® True Scale Fabric Intel® Omni-Path Architecture Intel® Ethernet

Intel[®] SSDs

Intel® Lustre-based Solutions Intel® Silicon Photonics Technology Intel® Software Tools HPC Scalable Software Stack Intel® Cluster Ready Program


(openнрс

Goals for the HPC Software Community

Community name: OpenHPC Web Address: www.openhpc.community

- Provide a common platform to the HPC community that works across multiple segments and on which end-users can collaborate and innovate
- Simplify the installation, configuration, and maintenance of a common HPC software stack
- Facilitate c₀ ntributi₀ ns and input acr₀ ss c₀ mmunity
- Enable develo pers to fo cus on their differentiation and unique area, rather than having to spend effort on develo ping, testing, and maintaining a whole stack
- Deliver integrated hardware and s₀ ftware inn₀ vati₀ ns t₀ ease the path t₀ extreme scale





OpenHPC and Stack Curation Framework




OpenHPC High-Level Component List (potential future add)

RHEL/CentOS 7.1, McKernel, Kitten, mOS Conman, Ganglia, Intel [®] Cluster Checker**, Lmod, LosF, Nagios, pdsh, prun,	RIKEN, Sandia, Intel®
Conman, Ganglia, Intel [®] Cluster Checker**, Lmod, LosF, Nagios, pdsh, prun,	1
EasyBuild, ORCM	Intel
Warewulf, xCAT	community
SLURM, Munge, ParaStation management, PMIx, PBS Pro	ParTec, community, Altair
OpenStack HPC suitable components	Cray
OpenMP, OmpSs, OCR, HPX-5	BSC, Intel, Indiana University
Lustre client	
B _{0 o} st, GSL, FFTW, Metis, PETSc, Trilin _o s, Hypre, SuperLU, Mumps, Intel MKL**	
HDF5 (pHDF5), NetCDF (including C++ and F_0 rtran interfaces), Adi ₀ s	
GNU (gcc, g++, gfo rtran), Intel Parallel Studio XE (icc,icpc,ifo rt) **	
MVAPICH2, Intel MPI**, OpenMPI, MPICH, ParaStation MPI	Argonne, ParTec
Aut _o t _{o o} ls (aut _o c _o nf, aut _o make, libt _{o o} l), Valgrind, R, SciPy/NumPy, Intel Inspect _o r**	
PAPI, Intel IMB, mpiP, pdt₀ ₀ lkit, TAU, Intel Advis₀ r**, Intel Trace Analyzer and C₀ llect₀ r**, Intel Vtune Amplifier**, Paraver, Scalasca	BSC, Jülich ** Additional license required
	SLURM, Munge, ParaStation management, PMIx, PBS ProOpenStack HPC suitable componentsOpenMP, OmpSs, OCR, HPX-5Sustre clientBoost, GSL, FFTW, Metis, PETSc, Trilinos, Hypre, SuperLU, Mumps, Intel MKL**HDF5 (pHDF5), NetCDF (including C++ and Fortran interfaces), AdiosGNU (gcc, g++, gfortran), Intel Parallel Studio XE (icc,icpc,ifort) **AVAPICH2, Intel MPI**, OpenMPI, MPICH, ParaStation MPIAuto to ols (auto conf, auto make, libtool), Valgrind, R, SciPy/NumPy, Intel Inspector**PAPI, Intel IMB, mpiP, pdtoolikit, TAU, Intel Advisor**, Intel Trace Analyzer and

OpenHPC Stack Component View

Intra-stack APIs to allow for customization/differentiation

External APIs to develop on and around the stack



Conclusions

- SSF is leading the way to tighter integration and therefore quicker and more effective delivery of new technology
- Intel will contribute to the open community work needed to scale to extreme scale

Intel Confidential

• jopenHPC is live - check out <u>www.openhpc.community</u>



