The *Shape* of Things to Come: Future Trends in HPC Architectures

Peter M. Kogge Associate Dean for Research McCourtney Prof. of CS & Engr University of Notre Dame IBM Fellow (retired)

TRE DAME DoE/DoD Workshop, Nov. 29 2007

My View: Future HPC Evolutionary Paths Are Multiplying

- Today: "Killer Micros" becoming "physics-limited" very hungry multicore monsters
- Maturing Multi-threading & Tiling
 providing more nimble systems

 Is there an alternative evolutionary path we've ignored?









75NA

My Concern: We're Focused on the Wrong Aspect of the Wall



And Perhaps Missing Another Wall



Does Supplying Energy and Getting Rid of Heat Dominate Area?

LENAB

DAME DoE/DoD Workshop, Nov. 29 2007

It Also Bothers Me That:

- Modern microprocessor state growing as Moore's Law
 - Regardless of the number of computational units
- Memory is as dumb as it was 50 years ago
- We insist on giving *persistent* names to the *tarballs* representing the physical cores
- And go to great extremes to separate the persistent names of memory from its location
- Newer classes of apps "visit" data irregularly

- Where "caching" copies is wasted energy

OTRE DAME DoE/DoD Workshop, Nov. 29 2007

ISNA

The Way We Were

#

6

ENAB



The Historical Top 10



NOTRE DAME DoE/DoD Workshop, Nov. 29 2007

Clock Rates



Processor Parallelism



9

Concurrency: Flops per Cycle



10

The Moore's Law We Know & Love

- Goal: 4X Functionality every 3 years
- Underlying technology improvement:
 - Growth in transistor density
 Yes
 - Growth in transistor switching speed Yes
 - Growth in size of producible die
- Microprocessors: Functionality=IPS
 - ~1/2 from higher clock rate
 No: heat
 - ~1/2 from more complex microarchitectures No: complexity
- Memory: Functionality = Storage capacity
 - ~2X from smaller transistors Yes
 - Shrinkage in architecture of basic bit cell Yes, but ..
 - Increase in die size Not at commercially viable prices

And it is silent on inter-chip I/O

NIVERSTITY OF DOE/DoD Workshop, Nov. 29 2007

Not in commercial volumes

The Darwinian Multi-Core Evolution



Area Scaling Alone Reveals the Rationale for Multi-Core



How Many Can We Fit on a cm²? Assume we scale entire current single core chip & replicate to fill 280 sq mm die



DoE/DoD Workshop, Nov. 29 2007 RE

And a *Flood Tide* of Recent Announcements



OTRE DAME DoE/DoD Workshop, Nov. 29 2007

And Not Just "Twosies"



The Classical Limiting Factors for Microprocessor Chips: Power & Contacts



IZA

DoE/DoD Workshop, Nov. 29 2007

Peak Logic Clock Rates



2005 projection was for 5.2 GHz – and we didn't make it in production. Further, we're still stuck at 3+GHz in production.

18

NOTRE DAME DoE/DoD Workshop, Nov. 29 2007

Why the Clock Flattening? **POWER**



Zh

NOTRE DAME DoE/DoD Workshop, Nov. 29 2007

Because Vdd No Longer Declining



Multi-core Power and Clock



Rewriting for Clock

Clock = Max_chip_power(T) * Reduction_in_core_area

Cap_per_device * V2

This now governs Core Frequency. Not Faster Transistors!!!

NOTRE DAME DoE/DoD Workshop, Nov. 29 2007

Relative Change In Factors



DoE/DoD Workshop, Nov. 29 2007

ZA



What About Memory Bus Clocks?



25

Does Logic Performance Match Off-chip Bandwidth Potential?



—— Signal Pads * Modified Off Chip Clock —— Transistor Density * Power Limited Clock

A Growing Mismatch!

I SINAT

RE DAME DoE/DoD Workshop, Nov. 29 2007

The Multi-Core Family Tree



#

ENAB

This may be the Architecture You Think of for Multi-Core



- Intel Core Duo
- IBM Power5
- AMD Opteron
- SUN Niagara
- . . .



DoE/DoD Workshop, Nov. 29 2007







TENATE

But There's at Least One Approach with Lower Bandwidth Needs







I ZINA TO

- Most Router chips
- Many Video chips
- Some aspects of IBM Cell

External bandwidth largely *independent* of # of cores

REDAME DoE/DoD Workshop, Nov. 29 2007

And then there's Array Approaches that Provide Significant Internal Memory



TRE DAME DoE/DoD Workshop, Nov. 29 2007



State of the Art Peak Aggregate Bandwidth: ~ 6.4 GB/s

REDAME DoE/DoD Workshop, Nov. 29 2007

... But Not to Reduce Latency



... And at ~2X Power Increase

NOTRE DAME DOE/DoD Workshop, Nov. 29 2007

ZNA

A Simple Case Study



#

ENAL

A Modern HPC System



Computational Board

- 4 PE Nodes
- Each PE Node:
 - Dual core Opteron @ 2.6GHz
 - 4 DDR2 2GB DIMMs
- 4 Routers per Board
- Key Ratios (all "Peak")
- 2 Flops per cycle per core
- 1.5B per Flop
- 1.25B/s of Memory BW per Flop per core
- 0.25B/s Link BW per flop per PE
- 0.06-0.25B/s of Bisection BW per Flop

AME DoE/DoD Workshop, Nov. 29 2007

What Are We Doing with the Total System Silicon?



What Is the Board Space Utilization Like?



Board Space Distribution



15NA

DoE/DoD Workshop, Nov. 29 2007

A Dual Core Processor Chip



http://techreport.com/reviews/2005q2/opteron-x75/dualcore-chip.jpg

RE





DAME DoE/DoD Workshop, Nov. 29 2007

Some Projections

ß

0.5

Ô

.25

1.0

Cube3 CRS Latency/Bandwidth Sensitivity

4.0

- Off chip memory controls performance
- IPC/core more sensitive to latency than bandwidth
- "Flat" off chip physical latency => relative latency grows with clock



Where Does This Lead Us?

- Use density increase to replicate cores
- Keep clock flat to minimize power
- Still need additional I/O for both bandwidth & latency management (reduce queuing delays by multiple banks)



So What May This Mean to the Top 500?



1/1/72 1/1/76 1/1/80 1/1/84 1/1/88 1/1/92 1/1/96 1/1/00 1/1/04 1/1/08 1/1/12 1/1/16 1/1/20

NOTRE DAME DoE/DoD Workshop, Nov. 29 2007

The Emergence of More Organized Architectures



NOTRE DAME DoE/DoD Workshop, Nov. 29 2007

Tiling & Local Memory Regularizes Layout, Lowers Latency, Reduces Off-Chip Bandwidth Needs





TEN

- Work well with partitionable algorithms
- Good fit for applications that support weak scaling
- Inter-core communication DOES NOT USE CONTACTS
- Compiling problem: placement of kernels AND data structures to minimize inter-core bandwidth
- Problems with global synchronization

OTRE DAME DoE/DoD Workshop, Nov. 29 2007

Multi-Threading

- Provide explicit latency hiding
- Permits simpler cores with more efficient use of data flow
- Increase potential for memory references "in flight"
- Shares path to memory
- But still doesn't help "single thread" performance in terms of <u>chained</u> memory references
- Nor reduction of off-chip bandwidth (and contacts)

I Z KIA I B

A Brief History of Multi-threaded Processors



Sun's Niagara



UltraSPARC-Core

- 8 4-way multi-threaded single issue cores
- 3MB 12 bank shared L2
- 4 DDR2 Memory Interfaces
- Measured 5.76 IPC vs Peak of 8 on Java Business B/M
- 63W @90nm (2W cores)



Cray's XMT

Service & IO

Linux

Compute

MTX

Service Partition

Linux OS

Login PEs

Compute Partition

PCI-X

Figure 1. Eldorado system architecture

10 GigE

O Server PEs Network Server PEs

Specialized Linux nodes

FS Metadata Server PEs

Network

RAID Controllers

Database Server PEs



Supports 128 Threads/core

Figure 2. MT processor block diagram

Table 3. Sparse matrix-vector multiply

System	T (sec.)	
IBM Power4 1.7 GHz (1 P)	26.10	
MTA-2 (1 P)	7.11	
MTA-2 (2 P)	3.59	
MTA-2 (4 P)	1.83	
MTA-2 (8 P)	0.94	
Eldorado (576 P) (estimated)	0.043	
Eldorado (2112 P) (estimated)	0.016	
Eldorado (8064 P) (estimated)	0.006	



Table 4. Linked-list search

System	Time (sec) N = 5000	Time (sec) N = 10,000
SunFire 880 MHz (1 P)	9.3	107.0
Intel Xeon 2.8GHz (1 P)	7.15	40.0
MTA-2 (1 P)	0.485	1.98
MTA-2 (2 P)	0.053	0.197
Eldorado (576P) (estimiated)	0.0014	0.0058
Eldorado (2112 P) (estimiated)	0.0005	0.0020
Eldorado (8064 P) (estimiated)	0.0002	0.0008

John Feo, David Harper, Simon Kahan, Petr Konecny, "Eldorado", Computing Frontiers, 2005

DoE/DoD Workshop, Nov. 29 2007

Some Interesting Comparisons

Core	L1	FPU	Area	~/لـم	
Niagara-I	24	No	11.92	1719	\sum
Niagara-II	24	yes	23.85	2364	\mathcal{I}
MIP64	64	yes	9.59		
MIPS64	40	No		436	

So Multi-Threading is not Free



1Eh.

Problems Still Remain

- Programming models not changed
- States still very heavy
- Compiling to specific cores
- Data partitioning
- Problems with coherency
- Doesn't address barriers, sync points, ...
- Doesn't help emerging low reuse apps
 - AMR
 - Data mining
 - Graph traversals
 - Non-numeric solvers such as SAT





15NA

TRE DAME DoE/DoD Workshop, Nov. 29 2007



Are We Ready for a Mutation?



Ideas

 Ultra light weight "butterflies" take functions to the data flowers

 Memory reference becomes "traveling threadlet"

• But, like flowers, data can respond to the touch of the butterfly.

- Add small amount of metadata to each word

• Finally, it's the "flowers" whose location is important

Adding Metadata to the Memory

- "Special Values"
 - Uninitialized, error code, null
- Full/Empty bits
 - And multiple flavors of "empty"
 - Esp. "empty pending outstanding value"
 - Greatly simplifies Producer/Consumer
- Forwarding
- Locked
- Traps
- Especially interesting when aliased to thread state registers



I CINATO

DOE/DoD Workshop, Nov. 29 2007

Full/Empty Bits & MPI



52

One Step Further: Allowing the Threads to Travel

- "Overprovision" memory with huge numbers of anonymous execution sites
 - Place at bottom of, or near, memory
- Reduce state of a thread to a memory reference
- Make creating a new thread "near" some memory a cheap operation
- Allow thread to "move" to new site when locality demands
- Don't require target to maintain code

Latency reduced by *huge* factors

NOTRE DAME DoE/DoD Workshop, Nov. 29 2007

"Piglet" Processing At Base of Memory







Types of Piglet Programs

- Classical memory operations
- Atomic Memory Operations
- Short Vector to Memory
- "Object-oriented" method evaluation at the object
- Small slices of programs

Example: AMO

- AMO = Atomic Memory Operation
 - Update some memory location
 - With guaranteed no interference
 - And return result
- Parcel Registers: A=Address, D=Data, R=Return Address



Bottom Line: 2 network transactions rather than up to 6!

NOTRE DAME DoE/DoD Workshop, Nov. 29 2007

I SINAT

Vector Add (Z[I]=X[I]+Y[I]) via Threadlets



Conclusions



#

EN

Conclusions

- (Hierarchical) Multi-core has taken over
 - But clock rate will be limited by power
 - And # of useable cores by contacts
- Simpler cores: more area/energy efficient
 But we can't use all them in hierarchical architectures
- Latency will stifle single-thread performance
- Multi-threading provides better utilization

 But at an energy cost
- Pipelined/Array chips reduce need for off-chip bandwidth
 - But then run into power-limiting clock problem
 - And require 2D data/code partitioning of code
- Are there alternatives that don't fix code to cores?

BEST HPC Architecture != Best commodity architecture

IGN

A Personal Goal



• Huge increase in silicon per board

5 NAV

• Level out power dissipation

DOE/DOD Workshop, Nov. 29 2007

The Future





Or This?

SA

OTRE DAME DoE/DoD Workshop, Nov. 29 2007